PCT


WORLD INTELLECTUAL PROPERTY ORGANIZATION



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : -G06F 13/16	A1	(11) International Publication Number: (43) International Publication Date:	WO 98/15897 16 April 1998 (16.04.98)
(21) International Application Number: PCT/US (22) International Filing Date: 6 October 1997 (ES, FI, FR, GB, GR, IE, IT, LU	
(30) Priority Data: 08/729,261 10 October 1996 (10,10.96)		Published With international search report Before the expiration of the si- claims and to be republished in amendments.	me limit for amending the
 (71) Applicant: HEWLETT-PACKARD COMPANY 3000 Hanover Street, Palo Alto, CA 94303 (US). (72) Inventor: WIGGERS, Hans, A.; 12110 Mellowox Satatoga, CA 95070 (US). 			
(74) Agent: MAYER, Marc, R.; Howlett-Packard Comp. Page Mill Road, M/S 4U-10, Palo Alto, CA 94 (US).			
AL THE CONTRACTOR AND WELLOW	**********		

(54) Title: MEMORY SYSTEM AND DEVICE



(57) Abstract

This disclosure provides a memory system and device for synchronizing response across multiple memory devices (103), whether arranged sentily you as single data been, in partial excess multiple data bases (103), no feet, A memory construct (103) periodically configures the system (101) by separately placing each memory chip (105) into a configuration mote. While in this much, the chip (105) is period by the conventione (103) and the conseponding data but (107), and the chip (105) is the surpose of the controller (103) along the conventioned (ada but (107), and the chip (105) the controller (103) determines the maximum response time, in terms of elopsed close cycles. Based on this maximum time, and the individual response times for each chip, the controller (103) then maximum response to the individual response times for each chip, the controller (103) then maximum times, and the individual response times for each chip, the controller (103) then programs each chip (105) with a number which defines chip—based delay (149) for responses to data read operations. In this manner, successive data read on performed on ancessive order cycles without evanity give for completion of earlier data reads. In addition, in a multiple data bus system, the controller (103) is not delayed by having to wait for all simultaneous data reads access a wide bus;